The idea is that the bits come from one input line (one bit per clock pulse) and the checker should find out if there is odd number of 1s in the 4-bit sequence (i.e 1011, 0100, etc.) and send an error output(e.g error flag: error.I have tried to make a while loop with two states (odd, even) and if I end up in the odd state output error.Much more simple than the traditional solution offered by Aaron.
Provide details and share your research But avoid Asking for help, clarification, or responding to other answers. Making statements based on opinion; back them up with references or personal experience. ![]() In even parity bit scheme, the parity bit is 0 (1) if there are even (odd) number of 1s in the data stream. 4 Bit Odd Parity Checker Free Public Full4 Bit Odd Parity Checker For Free Public FullDiscover the worlds research 17 million members 135 million publications 700k research projects Join for free Public Full-text 1 Content uploaded by Chintoo Kumar Author content All content in this area was uploaded by Chintoo Kumar on Feb 23, 2019 Content may be subject to copyright. Some attractiv e features of QCA include extremely low power consumption and dissipation, high device packing density, high speed (in order of THz). QCA based design of common digital modules have been studied extensively in recent past. 4 Bit Odd Parity Checker Generator And ParityParity generator and parity checker circuits play important role in error detection and hence, act as essential components in communication circuits. However, very few efforts have been made for efcient design of QCA based parity generator and checker circuits so far. Moreover, these existing designs lack in practical realizability as they compromise a lot with commonly accepted design metrics such as area, delay, complexity, and cost of fabrication. ![]() The proposed designs can also be easily extended to handle large number of inputs with a linear increase in area and latency. Keywords -Quantum-dot Cellular A utomata; Parity generator; Parity checker; Exclusive-OR (XOR) gate. I. I NTRODUCTION Last six decades have seen tremendous growth in CMOS based integrated circuits. Howev er, threatened by many phys- ical constraints, further down-scaling of chip size seems to be reaching its limit. Hence, the focus is shifting towards new emerging nanotechnologies which can make further down- scaling of integrated circuits possible. Quantum-dot cellular automata (QCA) is one of the promising nanotechnologies which has the potential to replace CMOS in upcoming nano- technology era 2. One of the most interesting feature of QCA is extremely low power dissipation and consumption. Low po wer consumption and dissipation, high device packing density, high speed (in order of THz) enable realization of more dense circuits with fast switching speed, achieving room temperature operations 3 5 using QCA. Design and simulation of common computing modules like adders, multipliers, multiplexers 68 have been studied enormously. Ho wever, lesser ef fort has been observed in the direction of designing communication circuits. Parity based method is one of the most widely used error detection tech- niques for the data transmission 9. In digital systems, binary data being transmitted and processed, may be subjected to noise that may alter data bits from 0s to 1s and vice versa. A parity bit, that indicates whether the number of 1s present in the data word is even or odd, is added to the original data word during transmission from the transmitter. At the recei ving end, parity bit of the received word is counted by counting the number of 1s in it and is compared with the transmitted one to detect the presence of an error in the data. A parity generator is a combinational logic circuit that generates the parity bit in the transmitter 9. On the other hand, a circuit that checks the parity in the receiver is called parity checker 9. A combined circuit or device consisting of parity generator and parity checker is commonly used in digital systems to detect the single bit errors in the transmitted data word. A parity generator accepts an ( n 1) -bit stream data and generates the additional parity bit that is to be transmitted with the bit stream.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |